We present a sub-Nyquist analog-to-digital converter of wideband inputs. Our circuit realizes the recently proposed modulated wideband converter, which is a flexible platform for sampling signals according to their actual bandwidth occupation. The theoretical work enables, for example, a sub-Nyquist wideband receiver, which has no prior information on the transmitter carrier positions. Our design supports input signals with 2 GHz Nyquist rate and 120 MHz spectrum occupancy, with arbitrary transmission frequencies. The sampling rate is as low as 280 MHz. To the best of our knowledge, this is the first reported wideband hardware for subNyquist conversion. Furthermore, the modular design is proven to compete with state-of-the-art Nyquist ADCs in terms of resolution bits and full-scale range. We describe the various circuit design considerations, with an emphasis on the nonordinary challenges the converter introduces: mixing a signal with a multiple set of sinusoids, rather than a single local oscillator, and generation of highly-transient periodic waveforms, with transient intervals on the order of the Nyquist rate. A series of hardware experiments validates the design and demonstrate sub-Nyquist sampling. Abstract-We present a sub-Nyquist analog-to-digital converter of wideband inputs. Our circuit realizes the recently proposed modulated wideband converter, which is a flexible platform for sampling signals according to their actual bandwidth occupation. The theoretical work enables, for example, a subNyquist wideband receiver, which has no prior information on the transmitter carrier positions. Our design supports input signals with 2 GHz Nyquist rate and 120 MHz spectrum occupancy, with arbitrary transmission frequencies. The sampling rate is as low as 280 MHz. To the best of our knowledge, this is the first reported wideband hardware for sub-Nyquist conversion. Furthermore, the modular design is proven to compete with state-of-the-art Nyquist ADCs in terms of resolution bits and full-scale range. We describe the various circuit design considerations, with an emphasis on the nonordinary challenges the converter introduces: mixing a signal with a multiple set of sinusoids, rather than a single local oscillator, and generation of highly-transient periodic waveforms, with transient intervals on the order of the Nyquist rate. A series of hardware experiments validates the design and demonstrate sub-Nyquist sampling.
I. INTRODUCTION
A NALOG to digital conversion (ADC) is the key enabling many of the advances in signal processing. An ADC device represents the continuous signal by a stream of numbers at finite resolution. Sophisticated software algorithms can then be used to manipulate the samples in order to achieve any desired processing. The Shannon-Nyquist theorem [1] , [2] lies at the heart of essentially all ADC devices. It states that signal bandlimited to B Hz can be perfectly recovered from uniform samples, if the sampling rate is at least 2B samples/sec. Today, six decades after the formulation of this theorem by Shannon, there are various architectures for ADC design: flash, folding, pipelining, time-interleaving to name a few. However, the ultimate goal remains Nyquist sampling, that is conversion at a rate which is twice the highest frequency of the input.
A survey and analysis of ADC technology was conducted a decade ago [3] and repeated in [4] several years ago. In Fig. 1 , we map a database of more than 1200 ADC devices from four leading manufacturers, according to online datasheets [5] - [8] . The figure reproduces the inherent trade-off that was previously analyzed in [3] , [4] : the faster the sampling rate the smaller the number of bits that can be obtained. State-of-theart Nyquist ADCs can achieve a sampling rate of 550 MHz This work has been submitted to the IEEE for possible publication. Copyright may be transferred without notice, after which this version may no longer be accessible.
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The improvement trend in state-of-the-art ADCs, based on the reports [3] , [4] and Fig. 1 , is not sufficiently fast to catch up with the technology advances in related fields. For example: a prevalent scenario in communication is of a wideband receiver, which intercepts a few narrowband transmissions, such that each information signal is modulated on a different carrier frequency, as depicted in Fig. 2 . Nowadays, technology enables modulating information on carrier frequencies around tens of GHz [9] , far above the capabilities of existing ADC devices.
The common practice in engineering to overcome the ADC bottleneck is demodulation, namely multiplying the input by the carrier frequency f c of a band of interest, so as to shift the contents of the narrowband transmission from the high frequencies to the origin. See [10] for common demodulation topologies. Therefore, instead of direct sampling of a wideband input, which may be impossible with existing technology, each band is treated individually. However, demodulation requires knowing the exact carrier frequency. This knowledge presumably requires user assistance, e.g., when tuning a radio to the frequency of a station of interest. Unfortunately, such a user-assisted solution is impractical in many applications, such as military surveillance, radar, electronic warfare and medical imaging. There is no time to scan for the unknown f c -the target may be moving and the patient cannot stand a lengthy radiation exposure. To-date, the alternative to demodulation is to sample the entire wideband spectrum, for example by using a series of low-rate samplers through time interleaving [11] . This requires excessive hardware solutions with extremely high analog bandwidths, and in addition necessitates sophisticated digital algorithms for timing synchronization and recovery [12] - [17] .
In this paper, we present a circuit-level hardware prototype of a sub-Nyquist sampling system. Our design realizes the modulated wideband converter (MWC) strategy of [18] . The MWC can sample wideband inputs at a low rate, proportional to the actual bandwidth occupation, without knowledge on the carrier positions. Specifically, our hardware can treat 2 GHz Nyquist-rate input signals with spectrum occupancy up to 120 MHz. The sampling rate can be made as low as 280 MHz, which is only 14% of the Nyquist rate, and just slightly above the theoretical lower bound of 240 MHz average sampling rate for signals with unknown carrier positions [19] . The dynamic range of input powers reaches 50 dB.
The MWC strategy, as briefly overviewed in Section II, involves mixing the signal with highly-transient periodic waveforms, then lowpass filtering a narrowband set of frequencies followed by standard lowrate ADCs. We refer to our realization of the MWC as X-ADC, since it complies with the Xampling methodology [20] for sub-Nyquist ADC systems. The X prefix symbolizes the rate reduction, hinting at the compression, which is conceptually carried out by analog means, concurrently with the conversion to digital. The principles of Xampling are also reviewed in Section II. To the best of our knowledge, based on [20] and the discussion in the sequel, our system is the first wideband hardware accomplishing minimal sub-Nyquist rates without knowledge of the carrier positions.
Furthermore, since the MWC strategy as well as our circuit design are modular, the approach can scale up to the Nyquist rate, providing an alternative technology for high-speed ADCs. We show that the design can reach a conversion rate of 2.075 GSamples/sec with 5.7 effective number of bits (ENOB) for a full scale range as low as 10 millivolts peak-to-peak (mVptp) inputs. To compare, MAX109 achieves 2.2 GSamples/sec with 6.68 ENOB over a 500 mVptp full scale range [7] . The prime focus of the present paper is on the sub-Nyquist capabilities of our circuit design. Future works will quantify the applicability for Nyquist ADCs.
Our second contribution is the circuit solutions we incorporated in order to address the challenges that we encountered while realizing the MWC. Instead of resorting to expensive ad-hoc hardware solutions, we preferred cheap off-the-shelf devices and had to accomplish the desired functionality by wisely operating commercial devices beyond their intended specifications. The first circuit challenge is the analog preprocessing stage of the MWC, which boils down to mixing a signal with a set of multiple sinusoids. We used a standard switching-type mixer, though the ordinary use of this device, as specified in datasheets, is for multiplication with a single oscillator source, presumably for up or down conversion with a given carrier frequency. We have characterized the mixer and adjusted datasheet parameters for our usage. In addition, we added a wideband equalization preceding the mixer, and a tunable power-control circuitry. The second challenge pertains to generating highly-transient periodic waveforms that are needed for the mixing. The high-speed transients, on the order of the 2 GHz Nyquist rate, require meeting strict timing constraints. By capitalizing on the properties of specific shiftregister devices we successfully managed to satisfy the strict timing requirements, with no time-delay elements, so as to avoid synchronization problems that are popular in timeinterleaved ADCs [14] , [15] .
To verify the design, we conducted a series of lab experiments. The tests prove the periodicity of the designed mixing waveforms, which is the key for correct functionality of the MWC. Our post-manufacturing tests validate that the gains along the analog path match our preliminary theoretical computations, in which we predict the performance when taking into account the nonordinary mixing. The crowning glory of our experiments is a demonstration of sub-Nyquist sampling. We use a mixture of popular communication signals, lying anywhere in the wideband spectrum, and verify that our system aliases them to very low frequencies.
This paper is organized as follows. Section II introduces the MWC system and surveys recent alternative sub-Nyquist solutions. The system specifications we chose to implement are defined and reasoned in Section III. The circuit design spans two sections: Section IV provides details on the mixingfiltering stage, whereas Section V explains the periodic waveform generation. Lab experiments and reports are detailed in Section VI. Throughout, constants are specified in either linear (e.g., 1 Vptp) or logarithmic (e.g., 4 dBm) formats.
II. THEORETICAL BACKGROUND A. The modulated wideband converter
The MWC is aimed at sampling wideband sparse signals at sub-Nyquist rates assuming a multiband model. An analog signal x(t) is termed multiband if its Fourier transform X(f ) is concentrated on N frequency intervals, or bands, and the width of each band is no greater than B. An example is depicted in Fig. 2 . The maximal possible frequency of x(t), denoted by f max , dictates the Nyquist rate [1] , [2] f NYQ = 2f max .
(
The values of N, B, f max depend on the specifications of the application at hand. In the example of Fig. 2 , N = 6 and B is dictated by the widest transmission bandwidth. The multiband model does not assume knowledge of the carrier locations f i , and these can lie anywhere below f max .
The MWC system has an analog front-end which preprocesses an analog multiband signal as shown in Fig. 3 . A wideband signal x(t) enters m channels simultaneously. In the ith channel the signal is multiplied by a periodic function p i (t) with period T p = 1/f p . The productx i (t) is filtered
x m (t)
RF front-end Lowrate ADC (Low analog bandwidth) by an ideal lowpass filter h(t) with cutoff f s /2, and then sampled uniformly every T s = 1/f s seconds. In the basic configuration m ≥ 4N and f s = f p ≥ f NYQ /B [18] . The sampling rate is 4N B which can be significantly smaller than f NYQ . Reconstruction of the signal is obtained by appropriate digital processing, as discussed in [18] .
The mixing operation scrambles the spectrum of x(t), such that a portion of the energy of all bands appear in baseband. More specifically, since each p i (t) is periodic, it has a Fourier expansion
Therefore, the mixing results in a weighted-sum of f p -shifted copies of X(f ), such that the weights are the Fourier coefficients c il [18] . The lowpass filter h(t) transfers only the narrow band frequencies up to f s /2 from that mixture to the output sequence y i [n]. The aliased output is illustrated in Fig. 4 . Whilst aliasing is often an undesired artifact in sampling, here it is deliberately utilized to generate mixtures at baseband. Intuitively, if p i (t) are wisely designed such that the sequences y i [n] capture different combinations of the spectrum, then the signal is determined from the samples in all branches. Lowrate ADCs follow the RF front-end. Commercial devices can be used for that task due to the preceding lowpass. The fact that the ADCs see only a lowpass input is a major advantage with respect to time-interleaved ADCs, in which the lowrate ADCs necessitate specialized Nyquist-rate frontend since they are connected directly to the wideband input. The MWC shifts the Nyquist burden to the RF mixers, rather than imposing this complexity on the internal track-and-hold circuitry of the ADC. The low analog bandwidth ADCs and the cheap RF mixers allows realizing the MWC at a low cost. The developments in [18] , [20] provide the digital means to extract any information band of interest from the seemingly-corrupted sub-Nyquist sequences y i [n], or alternatively to recover the Fig. 4 . The spectrum slices from x(t) are overlayed in the spectrum of the output sequences y i [n]. In the example, channels i and i realize different linear combinations of the spectrum slices centered around lfp,lfp,lfp. For simplicity, the aliasing of the negative frequencies is not drawn.
original input x(t). Our prime goal in the present paper is to focus on the hardware realization of the RF front-end in Fig. 3 . The choice of the periodic functions p i (t) dictates the Nyquist rate of the input signals that the MWC can handle. In particular, if p i (t) has Fourier coefficients c il with nonnegligible amplitudes for all 0 ≤ l ≤ L, then the MWC can capture signals with band locations anywhere below Lf p , corresponding to a Nyquist rate of 2Lf p . The precise requirement on the magnitude of c il depends on the properties of the digital reconstruction algorithm and is beyond the current scope [18] . Nonetheless, in principle, every periodic function with highspeed transitions within the period T p can be appropriate. One possible choice for p i (t) is a sign-alternating function, with M sign intervals within the period T p . The choice M ≈ f NYQ /B was proposed in [18] and analyzed in [21] .
The basic MWC configuration, f s = f p ≈ f NYQ /B, is sufficient for theoretical interest. In the realization of Fig. 3 , we utilized two variants of the basic configuration, that were proposed in [18] and have practical value. The MWC has an advanced version in which f s = qf p for some integer q > 1. In this setting, the sampling rate of a single channel is q times higher than f p . This allows to reduce the required number of channels by the same factor. Conceptually, the advanced configuration collapses the m channels in Fig. 3 at the expense of higher sampling rate per channel. Moderate values for q are preferred, since this option requires additional digital computations. Another variant of interest is sharing the hardware that generates p i (t). In [18] , we used simulations to show that the reconstruction performance is hardly affected when generating several p i (t) from a single shift register (SR) of length M by using different taps.
B. Xampling and related works
Xampling is a design methodology for sub-Nyquist systems which we recently introduced in [20] , [22] . The Xampling framework aims at breaking through the Nyquist barrier by exploiting the fact that many analog signals are structured, e.g., constructed from several narrow frequency bands, even though the carrier locations are unknown. Xampling requires a sub-Nyquist solution to satisfy four basic principles: capture a broad set of analog inputs, low sampling rate, efficient implementation and processing capability of any information band of interest at a low rate.
In [20] , we compared past and recent approaches in light of the four Xampling criteria. It was shown that the Achilles heel of pointwise strategies, such as classic nonuniform sampling, is the required analog bandwidth of the ADC which remains at the Nyquist rate, regardless of the low average nonuniform rate. The analog bandwidth limitation, which stems from the speed of the ADC internal track-and-hold circuitry, holds for pointwise strategies when the carrier frequencies are known [23] - [25] and even when utilized for the case of unknown transmission locations [19] . The literature of compressed sensing [26] , [27] describes the random demodulation approach [28] , [29] which is based on discretization of the frequency axis. As discussed in [20] , the discrete model becomes sensitive when attempting to represent continuous signals, the solution involves severe computational loads and also precludes processing at a low rate.
In the technology survey of [20] , the MWC was found superior -it has many advantages in a one-by-one comparison with past solutions, and the MWC is the only system todate satisfying all four Xampling criteria. The present paper promotes the premise of the MWC from theory to practice.
We point out two related hardware publications. The technique of random demodulation underlying [28] , [29] was introduced in [30] , where the building blocks were simulated in HSPICE for synthetic inputs, matching the discretized model of [28] . A hardware realization of the random demodulation has been presented [31] for a 800 kHz Nyquist-rate input and 100 kHz sampling rate. The digital reconstruction was carried out by a 160 MHz processor. The Nyquist folding system of [32] , which was also surveyed in [20] , was demonstrated to smear a pure sinusoid input signal into a lowrate phasemodulated output, where the input frequency can be inferred from the width of the output spectrum. The smearing effect on a narrowband transmission is more complicated, and the inference of the narrowband contents from the output was not considered in [32] . In contrast, the results we report on in Section VI demonstrate accurate aliasing of popular communication signals from their (a-priori unknown) highrate positions around hundreds of MHz to lowrate frequencies. The signal shape is unaltered, enabling the subsequent lowrate digital processing of [18] , [20] to extract the underlying information. To the best of our knowledge, this paper is the first to present a wideband hardware of a sub-Nyquist system.
III. PROTOTYPE ARCHITECTURE
The MWC is a flexible system with various parameters. In this section, we detail the specifications that we chose to realize and the main circuit challenges. Our guideline in selecting the parameters was to accomplish a system which competes with state-of-the-art ADCs, in terms of input bandwidth and resolution, while minimizing the hardware size and cost.
A. Specifications
System scope. Our board prototype implements the RF front-end of the MWC, from the input x(t) until the analog outputs of the filters h(t). This scope captures the innovative theoretical parts as well as the challenges in the actual design, which are explained in the sequel. The conversion to digital of the lowpass filtered mixtures is immediately carried out using commercial devices. In the experiments we used a fourchannel scope for that purpose.
Input model. We consider a wideband multiband model with N = 6 bands, namely 3 concurrent transmissions, and maximal bandwidth B = 19 MHz. These specifications were used in the theoretical simulations of [18] and represent a possible wideband scenario for the proof of concept. The Nyquist rate f NYQ we consider is 2.075 GHz. In the prototype, this number stems from the frequency of a voltage-controlledoscillator (VCO) we chose. Higher Nyquist rates are possible for higher VCO rates, though as f NYQ increases layout design becomes a factor, beyond the proof of concept which we are interested in here.
Periodicity. We set the time period T p to the smallest value satisfying 1/T p ≥ B subject to the additional considerations which are detailed hereafter.
Periodic waveforms. Sign alternating waveforms at the f NYQ speed are chosen, where theoretically a sign pattern of length M ≥ f NYQ /B = 104 is needed [18] . In practice, M = 108 is used due to packaging considerations that are explained in Section V. This value translates to an aliasing spacing f p = f NYQ /M = 19.212 MHz. To reduce the hardware size, we employed the idea of deriving all waveforms from different taps of a single SR of length-M . The sign values are programmable.
Filter cutoff. As part of the efforts to reduce hardware size, we choose the advanced MWC configuration, with q = 3. In turn, the ideal filter cutoff would be qf p /2 = 28.5 MHz. In practice, the filter cutoff is not sharp and exceeds to around 33 MHz. The nonideal filter response is calibrated after manufacturing [33] .
Sampling rate (per channel). In the prototype, we sample the filter outputs with a standard four-channel scope, therefore the sampling rate f s is flexible and can approach twice the filter cutoff, f s = 70 MHz. When sampling the outputs with ADC devices, the sampling rate f s should be chosen in accordance to the rates of available devices. As depicted in Fig. 1 , there are many commercial ADC devices that can suit the low bandwidth of the MWC outputs. For example: 80 MSamples/sec at 16 bits resolution can be achieved by either AD9460 [5] , MAX19586 [7] , ADC14DS080 [6] , or ADS5562 [8] .
Number of channels. Theoretically, we need m ≥ 4N = 24 channels for the basic configuration, or m = 24/q = 8 channels for the advanced one which we use here. In the prototype, we realized only m = 4 channels, since y i [n] are acquired by a standard four-channel scope. Compensating the factor of two is accomplished by additional digital computations [19] . The alternative design choice of q = 6 which would require m = 24/6 = 4 channels and f s ≈ 140 MHz was avoided due to resolution aspects that are discussed below. Since the system is modular, a future version can duplicate the hardware and integrate a bank of 8 ADCs to eliminate additional digital computations. We note that the theory of multiband sampling necessitates a minimal sampling rate of 2N B = 228 MHz, regardless of the sampling architecture [19] . Our realization approaches the bound with 280 MHz sampling rate, that is about 14% of the Nyquist rate.
Resolution. Fig .1 shows that 16 bit resolution is customary around f s ≈ 70 MHz. In comparison, for q = 6 and f s ≈ 140 MHz, 12 bit resolution is more popular. Since noise always degrades the effective number of bits, we choose 16 bits.
Circuit separation. The design is implemented using two physical printed boards. An analog board realizes the four analog paths from x(t) to the relevant filter outputs, whereas a digital counterpart provides the periodic waveforms. The separation avoids possible digital noise from interfering with the analog tasks. In addition, it allows for future designs to replace the sign alternation waveforms with any desired periodic function. Another advantage is the ability to verify each part of the design separately. Table I summarizes the parameters for convenience.
B. Circuit challenges
In designing an analog circuit to realize the MWC we encountered two main show-stoppers: (I) analog mixing with spectrally-rich waveforms p i (t), and (II) constructing the periodic waveforms with the required alternation speed of 2.075 GHz. RF mixers are tailored for multiplication with a single sinusoid, which is the standard procedure for modulating and demodulating an information band onto a given carrier f c . In contrast, the MWC requires a simultaneous multiplication with many sinusoids -those comprising p i (t). This results in attenuation of the output and substantial nonlinear distortion not accounted for in datasheet specifications. The next section details the design of the analog board, in which we included a frequency equalizer and a tunable power control on p i (t), to partially account for the nonordinary mixing. Further research can assist in a broad investigation of mixing with multiple sinusoids, beyond the current application.
The second challenge pertains to constructing p i (t). The waveforms can be generated either by analog or digital means. Analog waveforms, such as sinusoid, square or sawtooth waveforms, are smooth within the period, and therefore do not have enough transients at high frequencies which is necessary to ensure sufficient aliasing. On the other hand, digital waveforms can be programmed to any desired number of alternations within the period, but require meeting timing constraints on the order of the clock period. In our setting, the clock interval of 1/f NYQ = 480 picosecs leads to severe timing constraints that are difficult to satisfy with existing digital devices. Section V elaborates on this challenge and the solution we selected to realize in hardware.
IV. ANALOG BOARD

A. Description
The analog board consists of three consecutive stages: splitting the input into four channels, mixing with the sign patterns p i (t) and lowpass filtering. Fig. 5 presents a block diagram of the analog path end-to-end.
The input signal passes through a 100 MHz highpass filter in order to reject the range of radio stations and airport transmissions, which are typically not of interest. A breakdown diode is used to protect the circuit in case of instantaneous high input power. As common in RF paths, a low-noise amplifier (LNA) leads a chain of analog amplifications. We placed several attenuators along the path, whose power loss can be digitally-controlled between 0 dB to -15.5 dB. These devices allow to widen the dynamic range of the system as explained in the next section. We point out that the actual split to four channels is carried out by splitting the signal twice. This implementation is also reasoned by dynamic range considerations. RF switches are the last components in the splitting stage. The switches allow shutting down any of the four channels, while isolating it from the active branches, so as to avoid possible RF reflections.
Four identical blocks follow. In each block, the signal is equalized and then mixed with the corresponding waveform p i (t) which is provided by the digital board. The mixing stage -the heart of the MWC system -is explained in Section IV-C. An amplifier mitigates possible drips of the periodic waveform into the rest of the signal path. A two-stage lowpass filtering concludes the analog path. The next subsections explain the circuit considerations underlying the structure of Fig. 5 .
B. Link budget analysis
In realizing our sub-Nyquist system, we bared in mind the representative application of a wideband receiver of Fig. 2 , which intercepts several communication transmissions, appearing somewhere in a wideband spectrum. Communication signals often suffer high attenuations while in air, so that when an RF antenna intercepts the signal, the power level is typically substantially lower than the amplitude levels needed for sampling with either an ADC device or scope. Commercial ADCs at rates around f s = 70 MHz can work with amplitude levels as low as tens to hundreds of millivolts [5] - [8] . We decided to target an output amplitude of at least 250 millivolts peak-to-peak (mVptp). Equivalently, we require an output power Pout req. ≥ −8.06 dBm. Throughout, units are exchanged according to
assuming the standard Z = 50 ohm network impedance, and that 1 dBm corresponds to 1 milliwatt. In addition, it is important to maintain a sufficiently high signal to noise ratio (SNR) so that the consecutive digital algorithms can function properly. Reconstruction in the presence of noise was demonstrated in [18] , where it was shown that an SNR of about 15 dB allows correct recovery of the spectrum support, an essential operation preceding any further processing. Since mixing is a nonlinear procedure, the output usually contains undesired spurious distorted images of the signal, which are also considered as noise. Therefore,
stands for the required signal to noise-and-distortion ratio at the filter outputs. Link budget calculation is a common RF analysis in order to predict the amplitude level and SNDR of an RF chain, such as Fig. 5 . The analysis takes into account the gain, noise figure (NF) and third intersection-point (IP3) of each of the devices along the path. In what follows, we analyze the chain of devices in our realization with emphasis on design considerations due to the wideband nature of the front-end. The calculations also take into account the nonordinary mixing. The experiments in Section VI validate that the manufactured board indeed satisfies the requirements (3) and (5) .
The amplitude requirement (3) boils down to minimal input power
where the gains G i are reported in Fig. 5 , and the equality above is achieved when the attenuators are set to 0 dB.
To conduct an SNDR analysis we consider two extreme scenarios. One of x(t) with a very low power, in which case the SNDR is dictated mainly by the additional noise that the system generates. Technically, the noise figures and the gains of the devices along the path dictate this contribution. The other scenario assumes several narrowband transmissions, whose total power is high and is equally distributed. In this setting, spurious images of the true signal appear due to the nonlinearities of the devices. Since the input power is high, these images become dominant and distort the ability of the system to distinguish between the true input and the undesired products. In a wideband system, the effect of nonlinearities is prominent since besides the undesired products that appear close to the original frequencies, there are many other spurious images which fall well within the wideband range of the frontend.
Consider the case of x(t) with low power. The thermal noise at the input of the system is n thermal = KT W = −114 + 10 log 10 W = −80.82 dBm, (7) where KT = −114 dBm is the thermal noise power per megaHz, and W = 2075 MHz is the intended frontend bandwidth. It follows from Frii's formula [34] 
that the equivalent noise figure of the system is F system = 3.13 dB. Consequently, the signal power at the input must satisfy P IN,min ≥ SNDR req. + n thermal + F system = −62.5 dBm, (9) which is implied by (6) .
To analyze the other extreme of high input power, the attenuators are set to their maximal level of −15.5 dB in order to deliberately reduce the aggregated gain, and thus decrease the nonlinear effects. The contribution of the thermal noise for high input powers can be neglected. To derive the distortion level in this setting, we begin with the output signal power
where N max = 10 is taken for the maximal number of concurrent narrowband transmissions that the system is designed for. Note that N max is greater than the 3 transmissions taken in our signal model, since the system is modular and we would like the design to support future applications with signal sets beyond the specifications of Table I . The total gain G total = G i = 15 dB is calculated from Fig. 5 , and P IN,max is the unknown to be computed. We calculate the equivalent intercept point of the third order (IP3) of the entire system, using the formula [35] (IP3 system )
where I = 15 is the number of RF devices in the path. Then, the SNDR at the output is given by [36] 
We subtract 7.3 dB in order to account for the fact that IP3 measures the mutual distortion in the presence of two tones only. Compensating the equation for a larger number of input transmissions, N max = 10, requires this term [36] . Taking into account the number of concurrent transmissions is extremely important in a wideband system whose frequency bandwidth covers more than an octave. In narrowband systems, various intermodulations between any two input tones fall beyond the input bandwidth. The distortions are rejected by the system filters and thus the number of transmissions hardly affect the SNDR. In contrast, intermodulations in a wideband system fall within the input bandwidth, modulates with the other tones, and thus raises the total distortion level. We conclude that the signal input power must satisfy
− 10 log 10 N max − G total = −5.17 dBm.
Our system can therefore treat input signals at a dynamic range of 49 dB, as follows from (6), (9) and (13) . We note that the calculations of the distortion level for high-power signals assume that all narrowband transmissions have equal powers. Refining the theoretical calculations for different power levels is possible. However, since the link budget analysis has spares we did not pursue this direction; Section VI reports on an actual 50 dB dynamic range of the manufactured system. Fig. 6 depicts the output level and the SNDR for varying input power, when optimizing for the highest SNDR over all possible attenuator levels using (9) and (13) . We point out that the increase in the attenuators level does not breach (3) for all input power higher than -55 dBm.
We also considered an alternative design in which the signal is split into four channels immediately after the first attenuator, with no additional splitting at the end. Repeating the link budget analysis shows that the dynamic range due to the SNDR requirement, namely the difference between (9) and (13), would have been narrowed by 4 dB, or equivalently a factor of 2.5 in the range of allowed peak-to-peak input amplitudes. When taking into account the amplitude requirement the dynamic range is narrowed by only 1 dB. Nonetheless, we avoided this option in order to improve the SNDR in case (3) is relaxed in a future system. Another reason is that a direct splitting system would require an additional four amplifiers and two digital attenuators. Fig. 6 can be used to study the potential of the X-ADC architecture as an alternative to existing Nyquist ADCs when using m branches such that mf s ≥ f NYQ . Specifically, Fig. 6 (a) predicts a maximal SNDR level of 42 dB, which is achieved for an input power of -25 dBm. In practice, the experiments in Section VI-B affirm a maximal SNDR of 36.2 dB at -35 dBm input power. In ADC terminology, the ENOB of our system is [37] ENOB = (SNDR − 1.76)/6.02 = 5.7 bits,
for a full-scale range of 10 mVptp. Since the MWC design is modular and can scale up to the Nyquist rate, in principle, the system can reach a sampling rate of 2.075 GSamples/sec with the above specifications.
C. Mixing with multiple sinusoids
The mixing stage is a major circuit challenge in realizing the MWC. A standard switching-type mixer has three ports: RF, local oscillator (LO) and intermediate frequency (IF), hinting at the common usage -multiplication of an RF signal by a single sinusoid. In contrast, the MWC requires the nonordinary mixture x(t)p i (t), that is with the multiple sinusoids comprising p i (t). The immediate consequence of this nonordinary mixing is a choice of passive device. Active mixers, namely those with external power supply, typically have a narrow input bandwidth which is not suited for wideband sampling. The passive mixer device in our system (SYM25-DHW) is specified for RF inputs from DC to 6 GHz. The datasheets also allow LO frequency between 80 MHz and 2.5 GHz, referring to a single oscillation source. There are several other impacts on the RF path due to the nonordinary mixing of the MWC. First, in the calculations of the link budget before, we had to adjust the mixer parameters (gain, noise figure and IP3) since conventional datasheets characterize the device only for multiplication with a single LO source. These modifications impacted the hardware design as the actual gain of the system is less than expected from datasheets and additional amplifications were required. Second, we inserted an adjustable power control on the energy of p i (t) close to the LO port of the mixer. The third circuit is a wideband equalizer which we located nearby the RF port. These modifications are highlighted in Fig. 7 and are next explained.
Link budget analysis is based on datasheet specifications (gain, noise figure and IP3). When mixing with multiple sinusoids, interpreting the device specifications become cumbersome. For example: a passive mixer requires a minimal LO power to bias the circuit; 17 dBm in the case of the device we chose. Here, this datum raises an interesting question: how should the LO power be set when its power is divided between the various frequencies consisting p i (t). A naïve approach would be to allocate a power of 17 dBm per harmonic, expecting a linear superposition behavior at the output. However, the mixer is a nonlinear device and the huge total power of that strategy would probably damage the device. On the other hand, allocating a total power of 17 dBm, will result in each harmonic receiving significantly lower energy power.
In order to estimate the correct mixer parameters for the MWC setting, we performed experiments, similar to those conducted by the manufacturer, to characterize the conversion loss and the effective IP3 under a representative scenario of mixing with multiple sinusoids. We concluded that the mixer parameters should be set to conversion loss of -16 dB, IP3 of 27 dBm, and LO power of 20 dBm, instead of the datasheet specifications of -6 dB, 30 dBm, and 17 dBm, respectively. Since the experiments were conducted before manufacturing we also added an adjustable power control on the LO port of each mixer. In Section VI, these modifications are validated on the manufactured board. We point out that RF simulation softwares, e.g., SPICE or ADS, cannot accurately model the nonordinary mixing, since manufacturers provide model files only for the conventional usage.
Moving on to the wideband equalizer. The purpose of an equalizer is to flatten the frequency response of the preceding stages. In selecting the equalizer, we had to make two uncommon choices due to the nonordinary mixing. The first regards positioning the circuit in the middle of the RF chain, just before the mixer, instead of the common knowhow of equalization towards the end of the chain, near the ADC terminals or even in the digital domain, where it can flatten the response of the entire analog path. A passive equalization, rather than an active one (i.e., a circuit involving an operational amplifier), is the second choice. This selection may seem counterintuitive, since the insertion loss of a passive equalizer is high, especially since we located the equalizer in the middle of the RF chain, where the signal power is still moderate. The wideband equalizer flattens the frequency response at the RF port of the mixer. Low frequencies (up to 500 MHz) are attenuated by approximately 8 dB, whereas high frequencies (above 1.5 GHz) are not altered.
To explain both choices, we first recall how equalization is designed in conventional settings, that is when x(t) is mixed by a single sinusoid f c . RF devices attenuate the signal as it passes through, where the attenuation is frequency-dependent and tends to increase at high frequencies. The goal of the equalizer is to correct the aggregated attenuation. The design requires computing the frequency response from input to the equalizer, which as mentioned, is typically located at the end of the RF chain. Due to the frequency conversion by f c , the responses of the devices preceding the mixer need to be translated by f c at the output of the mixer. The product of the responses along the path gives the aggregated attenuation, which the equalizer design fixes by adding gain or attenuation where needed, until the combined response is flattened.
In our sub-Nyquist system, the product x(t)p i (t) contains a weighed-sum of f p -wide spectrum slices of x(t); see Fig. 4 . In particular, the output contains overlayed energy from the entire signal spectrum. Consequently, there is no simple way to translate the frequency response of the devices preceding the mixer to an equivalent response at the output. An analog equalizer, if located after the mixer, cannot be designed to flatten the response of the weighed-sum in y i [n] . A tricky digital equalization is possible, though at the expense of high computational loads. This explains why we placed the equalizer circuit before the mixer. Compensating for the rest of the path, namely for the nonideal response of the filter h(t), is done digitally [33] . The choice of passive equalizing is another consequence of the product x(t)p i (t). An active stage, which involves amplifiers, is typically limited in the frequency range that can be corrected. In our setting, the equalizer is located before the mixer, at a point that a wideband response should be fixed. In addition, an active mixer can generate nonlinear effects and we preferred to avoid adding those to the nonordinary mixture. To conclude, Fig. 8 displays a simulation report from the board input to the RF port of the mixer, ensuring an equalized flat response over the wideband regime until 2 GHz.
D. Lowpass filtering of spectrum mixtures
The filtering is the last processing step in the analog domain. The design focus here, which also stems from the nonordinary mixing, is on sharp transition around the cutoff and high attenuation in the stopband, namely for the frequency range beyond the cutoff. A nonflat response in the passband is not an issue, as it can be compensated digitally [33] . In typical RF chains, the stopband contains mainly noise, which the filter needs to reject. Since the noise is anyway smaller in magnitude than the in-band signal level, moderate attenuation is sufficient. In contrast, the MWC is based on deliberately introducing aliasing of the signal power over the entire wideband range. Therefore, the filter is required to isolate a specific working band [−f s /2, +f s /2], while adjacent frequencies contain nonnegligible energy due to other aliasing and must be effectively eliminated.
To achieve the high attenuation in the stopband, we have designed an elliptic filter of order seven as appears in Fig. 9 . We used this filter twice with a buffering stage, as depicted in Fig. 5 , in order to double the attenuation in the stopband. Fig. 10 presents a simulation report of the two-stage response, where we tuned the optimizer for a smooth transfer response, as measured by the curve of the S 21 parameter. We avoided a single higher-order filter due to the following reason. The S-parameters of a passive network satisfy
The simulation report implies that the optimal S 21 is achieved at the expense of an oscillatory trend in the reflection parameter S 11 . In practice, a physical network of passive elements is likely to exhibit a smooth response for S 11 as well, which in turn means that it will be difficult to obtain the optimal S 21 . The oscillations in S 11 increase with the filter order. Adding to that the fact that passive elements have tolerances, which cannot be accurately modeled in simulation, led us to the design of two short-length stages.
The filter design is flexible and allows cutoff frequencies up to 100 MHz by re-optimizing the values in Fig. 9 . In addition, the design supports both single-ended and doublebalanced output configurations. For verification with a scope, the single-ended version is used as it matches the scope frontend. Future applications can interface our board to commercial ADCs, where balanced outputs may be preferred due to their increased immunity to noise. P0C12801  P0C12802  P0C12901  P0C12902  P0C13001  P0C13002   P0C13101  P0C13102  P0C13201  P0C13202  P0C13301  P0C13302   P0C13401   P0C13402   P0C13501   P0C13502   P0C13601   P0C13602   P0C13701   P0C13702   P0C13801   P0C13802   P0C13901   P0C13902   P0C14001   P0C14002   P0C14101   P0C14102   P0C14201  P0C14202  P0C14301  P0C14302  P0C14401  P0C14402   P0C14701  P0C14702  P0C14801  P0C14802  P0C14901  P0C14902   P0C45901  P0C45902  P0C46001  P0C46002   P0L5601  P0L5602  P0L5701  P0L5702  P0L5801  P0L5802   P0L5901  P0L5902  P0L6001  P0L6002  P0L6101  P0L6102  P0R25001   P0R25002   P0R25101   P0R25102   P0R26301   P0R26302   P0R26401   P0R26402   P0U1801   P0U1802   P0U1803   P0R25002  P0R25102  P0R26302  P0R26402   P0U1802   P0C12801   P0C13101   P0C13401  P0C13501   P0L5602   P0C13402 To conclude this section, we attach a photo of the analog board in Fig. 11 . The splitting stage and the four channels are noticed in the layout. We point out the shielding holes between the RF paths, which we added to improve isolation between the mixer components. Table II lists the devices we used with their manufacturer reference names. The table allows to reproduce our design in a standard electronic laboratory.
V. DIGITAL BOARD
A. Description
The digital board of our system is described schematically in Fig. 12(a) . The main block is a SR of 96 bits at emitter- Fig. 11 . The analog board realizing four sampling channels. It consists of three stages: splitting the analog input, mixing with four input periodic waveforms (connectors on the rear), and lowpass filtering. 
encoded in hexadecimal bytes. In order to load the register, we permit either parallel load of a fixed pattern, which is set manually by mechanical switches, or by programming the pattern through an on-board small field-programmable-gatearray (FPGA) device. The clock frequency of this device is set to 6 MHz to minimize the power consumption. Each analog channel receives a different tap of the SR, thus the waveforms p i (t) are shifted version of each other. To allow flexibility, the tap locations are not fixed, but rather have several configurations as set by the resistors in Fig. 12-b . The first 24 bits of the SR have four taps selection for p 1 (t). Similarly, the second waveform is derived from the next 24 bits and so on. To allow further flexibility, we allow to control the SR length by adding bypass options that can exclude the first or the second package in every triplet. In practice, we did not use the bypass options and connected each p i (t) to the 5th tap of the relevant series. The register length, the initial value In   P0C12801  P0C12802  P0C12901  P0C12902  P0C13001  P0C13002   P0C13101  P0C13102  P0C13201  P0C13202  P0C13301  P0C13302   P0C13401   P0C13402   P0C13501   P0C13502   P0C13601   P0C13602   P0C13701   P0C13702   P0C13801   P0C13802   P0C13901   P0C13902   P0C14001   P0C14002   P0C14101   P0C14102   P0C14201  P0C14202  P0C14301  P0C14302  P0C14401  P0C14402   P0C14701  P0C14702  P0C14801  P0C14802  P0C14901 Sine waveform 2 GHz 2 V peak-to-peak``S quare" waveform 2 GHz 1.6 V peak-to-peak (b) Fig. 13 . The lumped balun (a) converts the single-ended sine waveform to a balanced waveform pair. The voltage barrier diodes collapse the sine to a square-like waveform (b), which matches the ECL standard. The output is further shaped by an ECL splitting device.
(15) and the taps locations are based on the theoretical study in [18] , [21] and on the design considerations explained in the next section.
The clock network for the SR packages is derived from a 2.075 GHz sine waveform that is synthesized by locking a standard VCO to a 25 MHz temperature-compensated crystal oscillator (TCXO). The sine waveform is split to 6 identical sine waveforms using passive splitters. Then, we use lumped baluns to translate the single-ended sine waveform to the balanced ECL input followed by couple barrier diodes for course shaping to ECL levels. Fig. 13 depicts the schematics of this stage. Finally, 6 ECL splitters generate 12 clock signals at valid levels. No further splitting is required, since each package of 8-bit SR is triggered by a single clock signal. The stability of the clock network is the key to ensuring periodicity of the mixing waveforms p i (t). We routed the clock signals in short straight lines so as to avoid unintended time skews.
The FPGA interface to the SR consists of a bus of 96 signals for the parallel programming, a reset signal and a mode signal. On power-up, the mode signal switches the SR from programming to operational mode in which serial shifting occurs at 2.075 GHz rate. Since these control signals appear asynchronously, we double-buffer them to avoid metastability affects. Such buffering is not required for the bus, since the pattern is fixed while programming.
B. Design considerations
Realizing the SR turned out to be a circuit challenge. Conventionally, logic design is performed and simulated in software. The hardware implementation is then accomplished by programming the design in an FPGA device, which is a general purpose platform that can realize various logic structures and wire them internally. Working with FPGA has many advantages as it allows focusing on the logic structure, while relying on optimizations that are done by the manufacturer regarding amplitude levels, low skew on the clock network etc. We used this methodology for programming the SR on startup. Unfortunately, this approach is not suited for realizing a high-rate SR. Popular FPGA devices do not stand a clock rate of 2.075 GHz and premium devices are power consuming and very expensive. Therefore, we had to depart from conventional logic design and realize the SR using discrete devices.
The difficulty in implementing a discrete SR at 2.075 GHz is in satisfying the timing constraints. For correct functionality, the data must propagate from one package to the following such that it arrives sufficiently early before the next clock edge, a.k.a., a setup time requirement. In addition, the data should not arrive too fast as otherwise it ruins the contents of the previous cycle, a.k.a., a hold time constraint. The clock period of 480 picosecs renders these requirements very difficult to maintain, since delays due to the routing between the discrete devices are on the same order of the clock period. The delays affect both the data propagation and also imply uncertainty in the clock skew between the packages. Furthermore, the rising and falling durations of the logic signals are also on the same order. Any solution which is based on fine tuning of such short time delays is prone to errors; the wide literature on time mismatches in interleaved-ADCs is evidence to this difficulty, cf. [12] - [17] .
To overcome this challenge, our design is based on the MC10EP142MNG device, which implements an internallywired 8 bits SR in ECL technology. We exploited a specific property of that device. The datasheet reports on a maximal shifting frequency of 2.8 GHz (equivalent to a minimal clock period of 357 picosecs), and a delay from clock to output of about 670 picosecs. The meaning is that the manufacturer guarantees correct functionality in the internal register, up to a shifting rate of 2.8 GHz, though once the signal leaves the device the delay is almost doubled. Capitalizing on this difference is the key for satisfying the setup and hold requirements with no additional hardware. As illustrated in Fig. 14 , since the delay of the last bit in each package is larger than the clock period, it reaches the next package one clock later than what would be normally expected in a standard FPGA design. This behavior seems erroneous and is likely to be reported as a violation of timing constraints by software tools. Fortunately, it follows from Fig. 14 that we can view the large delay as an additional flop in between adjacent packages, with an equivalent clock-to-output delay of 670-480 = 190 picosecs. In other words, the data arrives about half a clock period before the next edge, in which case both the setup and time requirements are satisfied. To emphasize, the proposed solution requires no time-delay elements or synchronization mechanisms whatsoever. This allows a sign pattern of length M = 108 bits to be realized by only 96 physical flops.
Our theoretical study in [21] quantifies the MWC performance for a given sign pattern, in terms of the expected restricted isometry property of a certain matrix. In practice, as we discuss in the experiment of Section VI-B, an important factor in choosing the sign pattern is balancing between the power of all the coefficients c il . We therefore generated a set of tentative pattern options that stand the performance bounds of [21] , and then decided on (15) according to the spectral appearance. The tap locations and the SR length are based on the same considerations.
Finally, we point out that the TCXO frequency balances two considerations: the basis frequency is low enough to mitigate possible interferences with the analog board, and on the other hand, it is high enough to reduce phase noise in the VCO. The TCXO datasheets specify 5 ppm maximal frequency deviation over a wide temperature range, which translates to a maximal frequency deviation of 10 kHz (over temperature) in the clock rate. In practice, the experiments in Section VI quantify the clock jitter at standard room temperature and prove that the deviation is negligible.
A photo of the digital board appears in Fig. 15 . The register chain is noticed, with the clock splitting network residing in the middle of the chain. The switches for controlling the sign pattern are located on the right side.
VI. EXPERIMENTS
In this section, we describe several experiments that we conducted in order to verify the design. The last experiment demonstrates sub-Nyquist sampling in practice. The lab equipment that was used throughout includes: HP-8563E spectrum analyzer, Agilent Infiniium 54855A four-channel scope, HP-E4432B signal generator, Agilent 8753E network analyzer and HP 436A power meter.
A. Periodicity and sign waveforms
The first test aims at verifying the periodicity of p i (t) which is the key for the MWC operation.
The periodicity of the mixing waveforms is dictated by the accuracy of the clock network, which is derived from the VCO. In Fig. 16 , we observe a 200 kHz span around the sine output of the VCO. The figure implies a phase noise of less than -52 dBc at 20 kHz aside the carrier, and less than -70 dBc at 60 kHz aside. A VCO with this phase noise is considered steadily locked for normal applications of frequency conversion. To further verify the periodicity of the mixing waveforms, we observed the outputs of the digital board in a spectrum analyzer. Fig. 17 depicts the spectrum of p i (t), which consists of equalispaced Diracs, namely highly concentrated energy peaks, as expected for periodic waveforms. The spacing between the Diracs is measured as 19.212 MHz, which validates the design choice f p of Table I . The Dirac spectral lines appear steady, ensuring the periodicity of p i (t). Note the balanced power levels of the Diracs comprising p i (t). Finally, we observed the time-domain appearance of p i (t) in Fig. 18 . A zoom on a short time interval reveals that the waveforms p i (t) are far from nice rectangular transitions on the Nyquist grid. However, since periodicity is the only essential requirement of the MWC, the nonideal time-domain appearance has no effect in practice.
B. Power level, SNDR and dynamic range
The purpose of this test is to verify that the outputs stand the required power level (3) and SNDR (5) .
We synthesized a pure sinusoid signal at the system input, with 92.4 MHz frequency and -45 dBm input power. The on-board attenuators were set to 0 dB. Fig. 19 displays the four outputs, as measured by the four-channel scope (with 50 ohm impedance input terminals). The amplitude levels are all around 1 Vptp, or equivalently 4 dBm. A more accurate measurement, using a power meter, revealed that the output power is about 5 dBm. It follows that the minimal input power satisfying (3) is -55 dBm, conforming with (6). As explained earlier, this test assures (3) over all input powers higher than -55 dBm, as long as setting the attenuators according to Fig. 6(b) . Note, that the result also validates our modification of the mixer gain from -6 dB to -16 dB. To check the SNDR requirement (5), we used an 1:2 RF combiner to sum two signal generators to the board input, with carriers 146 MHz and 145.8 MHz and equal powers. These inputs convolve with the 137 MHz Dirac of p i (t). Fig. 20(a) displays the spectrum at the output of the first channel for −55 dBm input powers. The original tones, with the 200 kHz spacing, are noticed, with -14.2 dBm output power per tone. The noise level is -78 dBm at 1 kHz resolution bandwidth (RBW), which is amount to -33 dBm, when translating to the 33 MHz filter bandwidth. This verifies 18.8 dB SNR. Fig. 20(b) shows the results for input powers of -5 dBm, where the attenuators are set to -15.5 dB. The 3rd order nonlinear distortions are 200 kHz aside the desired signals, with 15.83 dB signal to distortion ratio. These two measurements affirm a 50 dB dynamic range.
To verify the performance of the X-ADC architecture, we used the same experiment with -35 dBm input powers. The attenuators were set to according to Fig. 6(b) , namely -10.5 dB and -15.5 dB, respectively. Fig. 20 (c) demonstrates 36.2 dB signal to distortion ratio, which implies ENOB=5.7 bits according to (14) .
C. Filter response
We measured the lowpass filter response from the IF terminal of the mixer to the single-ended output. Fig. 21 affirms high attenuation of about 70 dB in the stopband. Note the smooth curve of both S 21 and S 11 parameters, which motivated splitting the filter design into two stages, as explained in the design considerations of Section IV. The nonflat frequency response in the passband, namely till 33 MHz, is compensated digitally [33] . 
D. Sub-Nyquist sampling
In order to prove the sub-Nyquist sampling capability of our design, we generated three signal sources: amplitudemodulation (AM), frequency-modulation (FM) and pulseamplitude modulation (PAM). The AM signal was positioned at f c = 340.12 MHz with 25 kHz sine amplitude and 10% modulation depth. The FM signal was synthesized with f c = 629.2 MHz and 10 kHz sine frequency modulation depth. For the PAM signal, we used carrier f c = 1011.54 MHz, pulse period of 132 µsecs and 16 µsec depth. The spectrum of the input is shown in Fig. 22, panels (a)-(c) . The spectrum of the first sub-Nyquist output is plotted in (d)-(f), respectively. Evidently, the mixing shifts the entire wideband spectrum to low frequencies, while maintaining an accurate shape of the input.
To verify the frequency positions at the system output, we recall the mixture procedure as illustrated in Fig. 4 . For a carrier frequency f c , let
where rem(x) = x − x removes the integer part of x. The value of a is the relative position of the carrier f c within the spectrum slice it resides. The MWC aliases all spectrum slices to the interval [−f p /2, f p /2]. Therefore, at the output the carrier f c is aliased to
According to (16) - (17) the AM, FM and PAM signals in our experiment are expected to alias to 5.71 MHz, 4.82 MHz and 6.73 MHz, respectively. These numbers are verified in Fig. 22 . We note that two similar aliasing shapes appear around f p ± f alias , since f s = 3f p in our design. The fact that the signal shape is unaltered is the key for enabling the subsequent digital processing, which were developed in [18] , [20] . The integration between the RF front-end and the digital stage is the subject of a forthcoming publication.
VII. CONCLUSIONS
We presented a circuit realization of the modulated wideband converter -a sub-Nyquist sampler. Our design can handle wideband inputs and sample them at a fraction of the Nyquist rate. The theoretical study underlying the present work assumes a multiband model, in which the wideband input consists of several transmissions with unknown carrier positions. The circuit work follows the theoretical guidelines and adds another layer of considerations that were needed in order to realize the converter approach.
We have chosen to implement a specific configuration of the converter, in which the Nyquist rate of the input is around 2 GHz and the spectrum occupancy reaches 120 MHz. The sampling rate is as low as 280 MHz and slightly above the lowest possible rate for multiband signals with unknown carrier positions.
In addition to presenting the sub-Nyquist sampler, we put an emphasis on two circuit challenges: mixing a signal with multiple sinusoids and generating periodic waveforms with transients at the Nyquist rate. In order to achieve the desired effects, we employed standard devices, modified their specifications due to the nonordinary usage and added auxiliary circuitry accordingly. Further investigation of these circuit structures, beyond the current application of sub-Nyquist sampling, may assist in developing alternative solutions for these tasks. Future work will report on a chip-level implementation of the converter. 
